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Abstract—LU factorization for sparse matrices is the most
important computing step for many engineering and scientific
computing problems such as circuit simulation. But parallelizing
LU factorization on the Graphic Processing Units (GPU) still
remains a challenging problem due to high data dependency
and irregular memory access. Recently GPU-based hybrid right-
looking sparse LU solver, called GLU (1.0 and 2.0), has been
proposed to exploit the fine grain level parallelism of GPU.
However, GLU introduces new data dependency (called double-U
dependency), which slows down the pre-processing step. Existing
GLU solvers also use fixed thread allocation strategy, which
limits the exploration of parallelism in the hybrid right-looking
LU factorization. In this article, we propose a new GPU-based
sparse LU factorization method, called GLU3.0, solves the afore-
mentioned problems. First, it introduces a much more efficient
double-U dependency detection algorithm to make the detection
much simpler. Second, we observe that the potential parallelism
is different as the matrix factorization goes on. We then develop
three different modes of GPU kernel to adapt to different stages
to accommodate the computing task changes in the factorization.
As a result, the new GLU can dynamically allocate GPU blocks
and wraps based on the number of columns in a level to better
balance the computing demands and resources during the LU
factorization process. Experimental results on circuit matrices
from University of Florida Sparse Matrix Collection (UFL) show
that the GLU3.0 can deliver 2-3 orders of magnitude speedup
over GLU2.0 for the data dependency detection. Furthermore,
GLU3.0 achieve 13.0 × (arithmetic mean) and 6.7× (geometric
mean) speedup over GLU2.0 and 7.1× (arithmetic mean) and
4.8 × (geometric mean) over the recently proposed enhanced
GLU2.0 sparse LU solver on the same set of circuit matrices.
Index Terms—GPU, LU factorization, left-looking LU factor-
ization, sparse matrices, GLU
I. INTRODUCTION
Sparse LU factorization plays a critical role in wide engi-
neering and scientific computing applications such as solving
differential and circuit equations. Particularly, for circuit simu-
lation application such as the widely used SPICE program [1],
the core of the computing or dominant computing is to
solve the linear algebraic system, Ax = b, resulting from
linear or nonlinear circuits with million or even billions of
extracted devices. LU factorization solves these equations by
transforming matrix A = LU into two matrices: the lower
triangular matrix L and upper triangular matrix U . Then the
solution x is obtained by solving the two triangular matrices
sequentially. Also for all circuit simulation problems, matrix
A is very large and sparse. As a result, LU factorization of
large sparse matrices becomes a central problem of those
analysis and simulation applications. As VLSI continues to
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grow in size, how to improve the LU factorization efficiency
and scalability continues to be a challenging problem.
Graphics processing unit (GPU) is a promising many-core
computing system in mass-market use [2]. GPU provides
massive and fine-grain parallelism with orders of magnitude
higher throughput than the CPUs. For instance, the state-
of-the-art NVIDIA Tesla V100 GPU with 5120 cores has
a peak performance of over 15 TFLOPS versus about 200–
400 GFLOPS of Intel i9 series 8 core CPUs [3], [4]. Today,
in additional to gaming graphics, GPU has been widely used
for more general purpose computing [5] such as EDA, deep
learning/AI, finance, medical and life science etc. However,
parallelizing sparse LU factorization on GPU (GPU) is not
straightforward due to high data dependency and irregular
memory access.
Earlier research efforts were conducted to parallelize sparse
LU factorization on shared memory multi-core CPUs. For in-
stance, SuperLU MT [6] is the multi-threaded parallel version
of SuperLU [7] for multi-core architectures. However, it is not
easy to form super-node in some sparse matrix such as circuit
matrix. KLU [8], which is specially optimized for circuit
simulation, adopts Block Triangular Form based on Gilbert-
Peierls (G/P) left-looking algorithm [9] and has become one
of the standard algorithms in circuit simulation applications.
The KLU algorithm has been parallelized on multi-core archi-
tecture by exploiting the column-level parallelism [10], [11].
For parallel LU factorization solvers on GPU, existing
works mainly focus on dense matrices including [12], [13],
[14]. For sparse matrix LU factorization methods on GPU,
some earlier works have been proposed [15], [16], [17]. But
these works mainly convert the sparse matrices into many
dense submatrices (blocks) and then solve them by dense ma-
trix LU factorizations. However, such strategy may not work
for circuit matrices, which hardly have dense submatrices.
Parallel (G/P) left-looking algorithm [9] on GPU has been
explored first in [18], [19]. It exploits the column-level (called
task-level) parallelism due to sparse nature of the matrix and
vector-level parallelism in the sparser triangular matrix solving
in the G/P method. However, the two loops in triangular matrix
solving can’t be completely parallelized (from line 4-8 in
Algorithm 1) thus the G/P method is difficult for fine grain
parallelization.
To mitigate this problem, He et. al proposed a hybrid
right-looking sparse LU factorization on GPU, called GLU
(GLU1.0) [20]. GLU keeps the benefits of the left-looking
method for column-based parallelism and uses the same sym-
bolic analysis routine. The difference is that it performs the
submatrix update once one column is factorized, which is
similar to the traditional right-looking LU method. However,
GLU1.0 used a fixed scheme to allocate the GPU computing
and memory resources, which limits its leverage of GPU
2parallelism powers. Furthermore, the right-looking feature of
GLU actually introduces new data dependency (called double-
U dependency in this paper), which has been reported in
GLU2.0 [21] and [22]. The new double-U dependency can
lead to inaccurate results for some test cases. The double-
U dependency detection was added into GLU2.0 [21] to
fix this issue, which, however, incurred some performance
degradation compared to GLU1.0. Recently, Lee et al. pro-
posed an enhanced GLU2.0 solver [22], which considers the
column count difference in different level, and it exploits some
advanced GPU features such as dynamic kernel launch to
further improve the GLU kernel efficiency. However, the fixed
GPU resource allocation method from GLU2.0 for each kernel
launch is still used.
In this article, we propose a new version of GPU-based
sparse LU factorization solver, called GLU3.0 1 for circuit
simulation and more general scientific computing. It is based
on existing GLU1.0/2.0 using hybrid right-looking LU fac-
torization algorithm. The main contributions of GLU3.0 are
summarized as follows:
• First, to mitigate the slow process to detect the new
double-U data dependency in existing GLU2.0 solver,
the new GLU introduces a much more efficient double-
U dependency detection algorithm. The new algorithm
is based on the observation that we just need to find
sufficient data dependencies, while necessity is not a
must. Such relaxed double-U dependency bows down to
find the extra data dependency in L matrix, which is
much more efficient than the previous solution with little
impacts on the GLU performance.
• Second, we observe a pattern of potential parallelism as
the matrix factorization goes on, based on circuit matrices
we analyzed. Basically, the number of columns and its
associated subcolumns (updates) of each column, which
are important parallel computing task units, are inversely
correlated. As a result, we can use the number of columns
as a good metric for resource allocation. We develop three
different modes of GPU kernel that adapt to different
computing stages to accommodate the computing task
changes occurred in the factorization. As a result, the new
GLU can dynamically allocate GPU blocks and wraps
based on the number of columns in a level to better
balance the computing demands and resources in GLU
during the LU factorization process.
Numerical results on circuit matrices from University of
Florida Sparse Matrix Collection (UFL) show that the GLU3.0
can deliver 2-3 orders of magnitude speedup over GLU2.0 for
the data dependency detection. Furthermore, GLU3.0 consis-
tently outperforms both GLU 2.0 and the recently proposed
enhanced GLU2.0 sparse LU solver on the same set of circuit
matrices. Furthermore, GLU3.0 achieve 13.0 × (arithmetic
mean) and 6.7 × (geometric mean) speedup over GLU 2.0
and 7.1 × (arithmetic mean) and 4.8 × (geometric mean) over
recent proposed enhanced GLU2.0 sparse LU solver on the
same set of circuit matrices.
This article is organized as follows. Section II gives a brief
review of previous work on sparse matrix LU factorization,
GPU programming, and GLU itself. In Section III, we present
our two improvements to GLU. Several numerical examples
1GLU 3.0 source codes and documents are available at [23].
and discussions are presented in Section IV. At last, Section V
concludes this work.
II. REVIEW OF LU FACTORIZATION AND CUDA
In this section, we briefly review the traditional G/P left-
looking method for sparse matrices LU factorization [9] and
the recently proposed hybrid right-looking algorithm used in
GLU1.0 [20], GLU2.0[21] and a recent GLU enhancement
work [22]. We will also briefly review the GPU architectures
and NVIDIA CUDA programming system.
For better illustration, an example matrix would be used
in the following discussions. The matrix is shown in Fig. 1,
Fig. 2, etc., where the colored spots stand for nonzero ele-
ments.
Typically, circuit simulations start with the nonlinear dif-
ferential modified nodal analysis (MNA) formulation of the
circuit equations from VLSI circuits [24]. For transient anal-
ysis, the differential MNA equation will first be linearized
by Newton-Raphson (NR) iteration in the first loop. Then
the linearized differential MNA will be time discretized into
algebraic linear equation, say Ax = b, in the second loop,
which will then be solved by LU factorization. The LU
factorization of a n×n matrix A, has the form A = LU , where
L is a lower triangular matrix and U is an upper triangular
matrix. For a sparse matrix, LU factorization has O(ns) time
complexity, where n is the size of the circuit matrix and
exponent s is about 1.1 to 1.5 in general.
A. Left-looking factorization method
Traditional Gaussian elimination based LU factorization
method (also called right-looking method) solves one row for
U matrix and then one column for L matrix at each iteration.
While the G/P left-looking method computes one column in
one iteration for both L and U instead. This is achieved by
solving a lower triangular matrix. It also allows the symbolic
fill-in analysis of L and U matrices before the actual numer-
ical computing. As a result, G/P left-looking method shows
better performance for sparse matrices, especially from circuit
simulations [25].
Algorithm 1 shows the detailed implementation of G/P left-
looking LU factorization [9]. The input of this algorithm As is
the nonzero filled-in matrix of A after symbolic analysis. The
matrix As is factorized column by column (the outer j loop),
and factorizing each column for both L and U contains two
steps. The first step (lines 4-9) is to solve a triangular matrix.
In each k loop, element-wise multiply-and-accumulate (MAC)
operation is done (line 6-8) for the partial column vector
As(k + 1 : n, j). As(i, k) are the elements in the factorized
columns on the left of current column j. This is the reason
why it is named left-looking LU method. Then the second
step (lines 10-13) is a much simpler loop that finishes the
factorization of this column. Triangular matrix solving (lines
4-9 in Algorithm 1) is the most essential and computationally
expensive step in this algorithm.
Fig. 1 gives a complete example of this step. In this
example, column 7 is being factorized, meaning j = 7 in
Algorithm 1. Only two k’s satisfy As(k, j) 6= 0 (line 4), which
are 4 and 6 (as As(4, 7) 6= 0 and As(6, 7) 6= 0). The two sub-
figures show these two steps respectively. In (a), k = 4, so
column 4 is used to update column 7. The update operation
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Fig. 1. A matrix example showing factorization of 7th column j = 7 (a)
update using 4th column (k = 4) (b) update using 6th column (k = 6)
refers to lines 6-8 of Algorithm 1, where two elements
of column 7 (As(6, 7) and As(8, 7)) are updated by MAC
operations with the red elements in column 4 multiplying
As(4, 7). (b) shows the next step, where k = 6, column 3
is used to further update column 7, which can be explicitly
written as As(8, 7)← As(8, 7)−As(8, 6) ∗As(6, 7).
Algorithm 1 The Gilbert-Peierls left-looking algorithm
1: /* Scan each column from left to right */
2: for j = 1 to n do
3: /*Triangular matrix solving */
4: for k = 1 to j − 1 where As(k, j) 6= 0 do
5: /*Vector multiple-and-add (MAC) */
6: for i = k + 1 to n where As(i, k) 6= 0 do
7: As(i, j) = As(i, j)−As(i, k) ∗As(k, j)
8: end for
9: end for
10: /*Compute column j for L matrix*/
11: for i = j + 1 to n where As(i, j) 6= 0 do
12: As(i, j) = As(i, j)/As(j, j)
13: end for
14: end for
B. Review of the column-based right-looking algorithm used
in GLU
As elaborated in [20], the G/P left-looking sparse LU
factorization has one limitation that it failed to parallelize
the two loops in triangular matrix solving process (lines 4-
8 of Algorithm 1). It can only work on (write) one column
(current column j) at a time as indicated in line 7. To mitigate
this problem, He et al. proposed the hybrid column-based
right-looking LU factorization algorithm for GLU [20]. The
algorithm is hybrid because it still keeps the column-based
parallelism in the left-looking algorithm. The factorization is
done in a column-wise order and similar symbolic analysis is
still applied in advance as well.
The hybrid right-looking LU factorization algorithm is listed
in Algorithm 2. Similarly, the current column under computing
is indexed by j. For each column, the first step is to compute
the L part of the current column (lines 4-6), which is equiva-
lent to lines 10-12 of Algorithm 1. After this, it looks right to
find all columns k (k > j) that meet As(k, j) 6= 0, and then
uses the currently factorized column j to update these columns
(lines 8-12). For the sake of presentation convenience without
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Fig. 2. Subcolumns and submatrix column 3. All highlighted elements
compose the submatrix, which include elements being read and elements being
updated.
confusion, we name these columns subcolumns of column j.
Note that these subcolumns are not part of the column j.
Furthermore, this step of updating all subcolumns is called
submatrix update, where all elements being read or updated
form a submatrix. Fig. 2 gives an example illustrating these
two concepts. In the figure, j = 3, its subcolumns are column
5 and 8, because As(3, 5) and As(3, 8) are nonzero elements.
The key difference between this right-looking algorithm
and the left-looking one is that submatrix update completes
the equivalent jobs of triangular matrix solving (lines 4-9 of
Algorithm 1) in advance. In the example shown in Fig. 1,
both update operations are completed while j = 7. However,
in the case of the right-looking algorithm, the update in (a)
is done while j = 4, and update in (b) is done while j = 6.
As will be discussed in detail in the following section, this
difference gives more opportunities to explore parallelization
between subcolumns.
Algorithm 2 The hybrid column-based right-looking algo-
rithm for GLU1.0/2.0
1: /* Scan each column from left to right */
2: for j = 1 to n do
3: /*Compute column j of L matrix*/
4: for k = j + 1 to n where As(k, j) 6= 0 do
5: As(k, j) = As(k, j)/As(j, j)
6: end for
7: /*Update the submatrix for next iteration*/
8: for k = j + 1 to n where As(j, k) 6= 0 do
9: for i = j + 1 to n where As(i, j) 6= 0 do
10: As(i, k) = As(i, k)− As(i, j) ∗As(j, k)
11: end for
12: end for
13: end for
C. Additional data dependency in GLU: the fix in GLU2.0
In order to factorize several columns in parallel, data
dependency between columns needs to be detected in the first
place. With complete information of dependency, columns can
be grouped into levels, where all columns in the same level are
independent of each other and can thus be factorized in parallel
to gain the speedup. Such process deriving information about
levels is called levelization. In the left-looking LU factorization
method, levelization is done by studying the sparsity pattern
of the U matrix. Any U(i, j) 6= 0, i < j results in column j
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Fig. 3. An example of double-U dependency originated from element (6,7)
being dependent on i because of the submatrix update listed
in (3) and line 2 of Algorithm 5. This dependency detection
algorithm was also used in GLU1.0.
However, as reported in [21], [22], the hybrid right-looking
algorithm used in GLU leads to a new column dependency
named double-U dependency, originating from the read-write
hazard during parallel submatrix updates. An example of this
can be found in columns 4 and 6 of the example matrix, with
the details highlighted in Fig. 3. In (a), As(6, 7) is updated by
column 4: As(6, 7) ← As(6, 7)− As(6, 4) ∗ As(4, 7). In (b),
As(6, 7) is used to update column 7: As(8, 7) ← As(8, 7) −
As(8, 6) ∗ As(6, 7). In the scheme of GLU1.0, both updates
can be executed in parallel. However, As(6, 7) is written in
(a) and read in (b), which is a read-write hazard if they are
executed in parallel. To ensure correctness, the updating or
writing operation in (a) must finish before the read operation
in (b). As a result, an additional dependency between columns
4 and 6 is introduced undesirably.
Such read-write dependency is called double-U dependency
in GLU2.0 as it originates from two overlapped U-shaped de-
pendencies as shown in Fig. 3. To detect this new dependency,
GLU2.0 introduced a different dependency detection process
as shown in Algorithm 3. This algorithm directly looks for
double-U dependency. Suppose k is found for given i, t and j,
As(t, k) is updated by As(t, i), while it is also used to update
As(j, k). As a result a double-U dependency exists between
columns i and t. In the example of Fig. 3, i = 4, t = 6, j = 8,
and k = 7 respectively.
Algorithm 3 Read-write dependency detection algorithm used
in GLU2.0
1: for i = 1 to n do
2: Store all non-zero indices of row i in Ii
3: for t = i to n where As(t, i) 6= 0 do
4: for j = t to n where As(j, t) 6= 0 do
5: Store all non-zero indices of row j in Ij
6: if ∃k, k ∈ Ii, k ∈ Ij , k > t then
7: Add i to t’s dependency list
8: end if
9: end for
10: end for
11: end for
However, this detection algorithm can be quite expensive
because of the three nested loops. In comparison, there are
only two for loops in the U matrix pattern based dependency
detection algorithm. It leads to performance degradation com-
pared to GLU1.0.
Besides dependency detection and levelization, some pre-
processing and symbolic analysis needs to be done on CPU
ahead of factorization. The preprocessing includes MC64 and
AMD (Approximate minimum degree) algorithms in order to
reduce the number of final nonzero elements, as is done in
NICSLU [11]. Symbolic analysis includes fill-in and leveliza-
tion. Combining all this, we have the complete flow of GLU2.0
shown in Fig. 4.
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Fig. 4. Complete flow of GLU2.0
D. Enhancements to GLU2.0
Recently, Lee et. al proposed a method to enhance
GLU2.0[22]. In detail, three different kernels were proposed,
namely cluster mode, batch mode and pipeline mode. Modes
are selected based on different number of columns in levels. In
batch mode and pipeline mode, overlapped execution of differ-
ent levels is achieved to some extent, which contributes to the
speed-up. Besides this, kernel launches are managed by a small
kernel instead of CPU, which is called dynamic parallelism
enabled by CUDA compute capability 3.0. Combining these
techniques, the enhanced GLU has achieved 1.26× (geometric
mean) speedup over GLU2.0 in some circuit matrices.
E. Review of GPU Architecture and CUDA programming
In this subsection, we review the GPU architecture and
CUDA programming. CUDA, short for Compute Unified
Device Architecture, is the parallel programming model for
NVIDIA’s general-purpose GPUs. The architecture of a typ-
ical CUDA-capable GPU is consisted of an array of highly
threaded streaming multiprocessors (SM) and comes with a
huge amount of DRAM, referred to as global memory. Take
the GTX TITAN X GPU for example. It contains 24 SMs, each
of which has 128 streaming multiprocessors (SPs, or CUDA
cores called by NVIDIA), 8 special function units (SFU), and
its own shared memory/L1 cache. The architecture of the GPU
and streaming multiprocessors is shown in Fig. 5.
As the programming model of GPU, CUDA extends C
into CUDA C and supports such tasks as threads calling
and memory allocation, which makes programmers able to
explore most of the capabilities of GPU parallelism. In CUDA
programming model, illustrated in Fig. 6, threads are orga-
nized into blocks; blocks of threads are organized as grids.
CUDA also assumes that both the host (CPU) and the device
(GPU) maintain their own separate memory spaces, which are
referred to as host memory and device memory respectively.
For every block of threads, a shared memory is accessible
to all threads in that same block. The global memory is
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Fig. 5. Diagram of NVIDIA TITAN X and the streaming multiprocessor. (SP
is short for streaming processor, L/S for load/store unit, and SFU for Special
Function Unit.)
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Fig. 6. The programming model of CUDA.
accessible to all threads in all blocks. Developers can write
programs running millions of threads with thousands of blocks
in parallel. This massive parallelism forms the reason that
programs with GPU acceleration can be much faster than their
CPU counterparts. CUDA C provides its extended keywords
and built-in variables, such as blockIdx.{x,y,z} and
threadIdx.{x,y.z}, to assign unique ID to all blocks and
threads in the whole grid partition. Therefore, programmers
can easily map the data partition to the parallel threads, and
instruct the specific thread to compute its own responsible data
elements. Fig. 6 shows an example of 2-dim blocks and 2-dim
threads in a grid, the block ID and thread ID are indicated by
their row and column positions.
III. NEW GPU SPARSE LU SOLVER: GLU 3.0
As introduced above, the work flow of factorizing a sparse
matrix with GLU can be divided into two steps: the pre-
processing and symbolic analysis on CPU and the numeric
factorization on GPU, which might be repeated for many times
when GLU is used to solve a nonlinear equation with Newton-
Raphson method in circuit simulation as mentioned before. In
this work, we significantly improve both the symbolic analysis
and numeric factorization.
A. Relaxed data dependency detection method for GLU
As mentioned in Section II-C, the prior dependency de-
tection algorithm introduced to cover double-U dependency
slowed down the factorization a lot. In this work, we solve
this problem by proposing a better dependency detection al-
gorithm, called relaxed column dependency detection method,
which can reduce the process down to two loops. The new al-
gorithm is based on the observation that a necessary condition
for such additional dependency is the existence of nonzero
elements on the left of diagonal element in the L matrix.
In the example in Fig. 3, such dependency exists between
columns 4 and 6. The nonzero element As(6, 4) on the left
of diagonal element As(6, 6) is the necessary condition that
column 6 depending on column 4, as it is the reason that
As(6, 7) gets updated, and As(6, 7) is the very element that
induces the double-U dependency.
Based on this observation, the new method simply just take
a look at for nonzero elements on the left of diagonal element,
which can be called simply as “left looking”, to find such new
dependency. It is very similar to the “up looking” in the U
matrix based dependency detection method employed in the
left-looking factorization algorithm. Fig. 7 compares the result
of them by applying both methods to column 6. As there is
no nonzero element in column 6 of U matrix, “Looking up”
from As(6, 6) will find no depended column of column 6.
On the other hand, “looking left” from the same element, a
nonzero element in column 4 can be seen, which is interpreted
as the new dependency between columns 4 and 6, which is
the double-U dependency as expected. The complete algorithm
incorporating the new dependency detection method is listed in
Algorithm 4. Lines 8-11 are the additional “left looking” part
that is added to the original dependency detection algorithm
from GLU1.0.
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Fig. 7. Comparison of left looking and up looking, left looking is able to
detect double-U dependency.
In order to compare the aforementioned three dependency
detection methods, they are applied to the example matrix
from Fig. 1 and the results are shown in Fig. 8 respectively.
An edge x → y indicates that that column x depends on
column y. Comparing (a) and (b), the extra dependencies
between 1 and 2 (marked by blue line) are the double-U
dependencies. Further comparing (b) and (c), we can see that
the proposed method is able to detect all required column
dependencies, plus a few redundant ones marked by red.
Despite the redundant dependencies, the total number of levels
keeps the same, which means same parallelism can still be
exploited during factorization. This example shows that the
redundant dependencies have minor impacts on parallelism
exploration of GLU. This is the reason why this dependency
detection method is called relaxed as it does not detect the
exact set of dependencies, but a sufficient one possibly with
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Fig. 8. Dependency graph generated from 3 methods: (a) GLU1.0: incorrect
result (b) GLU2.0: correct result (c) This work: the relaxed redundant
dependency
some redundant dependencies. More examples about this will
be reported later in Section IV.
Algorithm 4 The proposed relaxed column dependency de-
tection method
1: for k = 1 to n do
2: /* Look up for all nonzeros in column k of U */
3: for i = 1 to k − 1 where As(i, k) 6= 0 do
4: if Column i of L is not empty then
5: Add i to k’s dependency list
6: end if
7: end for
8: /* Look left for all nonzeros in row k of L */
9: for i = 1 to k − 1 where As(k, i) 6= 0 do
10: Add i to k’s dependency list
11: end for
12: end for
B. New GLU for sparse LU factorization
Before we propose our new GLU GPU kernel, we would
like first review the submatrix update in the GLU solver first,
which are the key steps in the column-based right-looking
GLU factorization algorithm in [20].
1) The submatrix update revisited: The key operation of the
hybrid right-looking algorithm in Algorithm 2 is the submatrix
update. To illustrate how this update operation is parallelized
in the GLU1.0/2.0, we explicitly show this two-loop operation
in Algorithm 5 below. Specifically, we can write the submatrix
Algorithm 5 The submatrix update in the GLU
1: /*Update the submatrix for next iteration*/
2: for k = j + 1 to n where As(j, k) 6= 0 do
3: for i = j + 1 to n where As(i, j) 6= 0 do
4: As(i, k) = As(i, k)−As(i, j) ∗As(j, k)
5: end for
6: end for
to be updated as
Asub =


As(j + 1, j + 1) · · · As(j + 1, n)
...
. . .
...
As(n, j + 1) · · · As(n, n)

 (1)
where the size of the submatrix is N × N , and N = n − j.
The submatrix update operation can be further represented in
the following format:
Asub ← Asub
−


As(j + 1, j)
...
As(n, j)

 · [As(j, j + 1), · · · , As(j, n)] (2)
where the size of the two vectors are N × 1, and 1 × N in
second tensor production. Both two vectors and Asub matrix
are sparse. From (2), we can see that the submatrix update
consists of two operations: (a) two vector tensor production
(the second item in the right hand side); (b) two matrix
addition. As a result, we can see that the two steps can be
easily parallelized.
In the GLU1.0/2.0 implementation, the submatrix update
Asub −


As(j + 1, j)
...
As(n, j)

 · [As(j, j + 1), · · · , As(j, n)]
is done in a column-wise way as depicted in (3):
~As(j + 1 : n, i)− ~As(j + 1 : n, j) · As(j, i),
for i = [j + 1, · · · , n] (3)
where
~As(j + 1 : n, i) = [As(j + 1, i), . . . , As(n, i)]
T
~As(j + 1 : n, j) = [As(j + 1, j), . . . , As(n, j)]
T .
As we can see, the submatrix update consists of vector
operations or subcolumn update. Each time, we can update
one subcolumn i as shown in (3). This can be parallelized
in GPU where each resulting element can be computed by
one thread, where the operation is multiply-accumulate (MAC)
operation. There are two levels of parallelism: namely (a) the
vector operations (or subcolumn updates) for different vectors
as shown in (3) and (b) element-wise MAC operations in
each vector or subcolumn. In contrast, the left-looking only
has element-wise MAC operation parallelism in the triangular
matrix solving process.
2) New adaptive GPU kernel: The second contribution we
made is to significantly improve the GPU kernel computing
efficiency for GLU. GLU1.0/2.0 used fixed resource allocation
strategy in the GPU kernel. However, as the matrix size grows,
the fixed resource allocation strategy will significantly restrict
the potential parallelism in GPU.
Before going into details, we define several terms for the
ease of discussion. All columns in the same level that can be
factorized in parallel referred to as parallelizable; the size of
a level is the number of parallelizable columns in this level.
In other words, a large level has many parallelizable columns,
while a small level has few columns.
As discussed earlier, all columns in one level are paral-
lelizable, and each column has many associated parallelizable
subcolumns. This two-level parallelism distinguishes GLU
from other parallel sparse matrix LU factorization algorithms.
Two metrics can be used to describe the potential parallelism,
namely the size of one level, and the maximum number of
7subcolumns for all columns in one level, because they are the
basic units that get parallelized.
The potential parallelism or parallel computing tasks keeps
changing across the levels, which is the key reason of the
fixed resource allocation strategy being inefficient. The trend
of potential parallelism can be shown in Fig. 9. An im-
portant observation is that levels generally fall into three
categories, which are also labeled in the figure. Type A levels
in the beginning stage of factorization have huge number
of parallelizable columns, while each column has very few
associated subcolumns. For higher throughput, parallelizing
columns should be prioritized for this type of levels. Type
C levels, in contrast, have limited number of columns, while
each column generally has large number of subcolumns until
very end of the factorization process. As a result parallelizing
subcolumns is more important for this type of levels. Type B
levels, in the transitional stage, have great numbers of columns,
and at the same time columns also have many subcolumns. So
parallelism should be naturally balanced between them.
Furthermore, the second important observation we have is
that the number of columns in a level and their associated
subcolumns are inversely correlated in general. As a result, we
can use the number of columns in a level as a good estimation
of the associated subcolumn numbers to dynamically allocate
the computing resources to further improve the GPU kernel
computing efficiency. Based on this observation, we propose
three computing modes of GLU kernels, which are chosen
based on the level sizes (number of columns in a level) in a
progressive way as the grid size and block size are changed
dynamically.
1. Small block mode: This mode is designed for type A
levels. Same as described in [20], one warp is assigned
to a subcolumn. In this mode, however, as shown in
Fig. 10(a), fewer warps are assigned to a CUDA block,
which is why we name it small block mode. As the
total number of warps is fixed for a given GPU, more
blocks, or equivalently the factorization of more columns,
can carried out in parallel, which fits the requirement
of type A levels: huge number of columns with a few
subcolumns. Another important observation from Fig. 9
is that the number of subcolumns is gradually increasing,
and the level size is decreasing quickly. In order to
adapt to this change, the number of warps assigned to
a block is gradually increased, assisting larger number of
subcolumns seen at this stage and trying to make full use
of available warps at the same time. The number of warps
assigned to a block grows from 2 to 4, 8, and eventually
to 32, which is the number in the next mode. The exact
number of warps assigned to a block is determined by
number of columns in a level using following expression:
W =
Total number of warps
Level size
(4)
where W is the number of warps assigned to each block.
Another factor limiting the number of possible parallel
columns is memory. Because the columns being fac-
torized are stored as a dense form in global memory,
too many columns from a big level can overflow the
memory. To prevent this, a maximum allowed number
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Fig. 9. Number of columns and subcolumns across different levels. Maximum
number of subcolumns is used for each level. The matrix is ASIC100ks from
[26].
of parallelizable columns N is pre-calculated:
N =
Max global memory allowed
n ∗ sizeof(float)
(5)
where n is the number of rows of the matrix.
2. Large block mode: This mode takes care of type B
levels, and it is similar to the kernel used in previous GLU
versions. Same as the small block mode, each subcolumn
is assigned to a warp. In this mode, the number of
subcolumns still keep growing, the number of threads
each subcolumn gets (32, one warp) becomes insufficient.
However, the maximum number of a thread block (1024)
prohibits any further increase in this number.
3. Stream mode: To tackle maximum warp size (32)
problem, Stream mode is proposed for type C levels in
this work. In this mode, blocks instead of warps are as-
signed to each subcolumn, and consequently kernel calls
instead of blocks are assigned to each column, as is shown
in Fig. 10(c). To fully exploit parallelism within the
same level, CUDAStreams are used, which allows parallel
kernel execution through streams in a GPU. Although
the number of CUDAStreams could also be dynamically
set according to computing resource requirements, it
has been observed that creating more CUDAStreams
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Fig. 10. Comparison of the concurrency layout for one column in different
kernels: (a) Small block mode (b) Large block mode (c) Stream mode
sometimes has a negative effect in performance. As a
result, the number of CUDAStreams has been set to a
fixed number, 16. This number is able to produce optimal
results based on our experimental results. Accordingly,
this mode begins as long as the number of level size
drops to 16.
We remark that the three GPU kernel modes we proposed
are quite different than then three modes proposed in [22].
First, our approach is based on the observation of both column
count and associated subcolumn count changes with different
levels, while Lee’s work is only based on the column count in
each level. Second, we propose to dynamically allocate GPU
computing resources (different number of wraps and threads in
each blocks etc) based on those information, while Lee’s work
exploits some advanced GPU features such dynamic kernel
launch. Third, Lee’s work more focus on exploit parallelism
between different levels, while GLU 3.0 focus on dynamically
changing parallelisms in one level over the course of factor-
ization process.
IV. NUMERICAL RESULTS AND DISCUSSIONS
The proposed GLU3.0 is implemented in C++ and CUDA-
C, and compiled with optimization level 3 (-O3). The tests
were run on a server equipped with Intel(R) Xeon(R) CPU E5-
2698 v3, 128GB RAM, and NVIDIA GTX TITAN X (3072
CUDA cores, 12GB GDDR5 memory, Maxwell architecture).
The test matrices come from the University of Florida Sparse
Matrix Collection [26], and the same ones tested in [22] are
used. Single precision floating point is used for computation as
the Maxwell architecture does not support atomic operations
for double precision.
The new dependency detection method proposed in Sec-
tion III-A is applied to the test matrices to perform levelization.
The results of levelization are presented in Table II. For the
purpose of saving space, more details of test matrices such as
number of non-zeros can be found in Table I.
From this table, we have two observations. First, the num-
ber of additional levels resulting from the new dependency
detection method are just a few or even zero. As the number
of levels is the most decisive parameter of runtime of the GPU
kernel, this means the proposed new leveling algorithm would
have marginal impacts on the runtime of numerical factoriza-
tion on GPU. Second, the runtime of levelization (Algorithm 4)
has improved dramatically on all test matrices compared to the
existing method. The previous method of levelization used
in GLU2.0 (Algorithm 3) has to explicitly find the double-
U dependency, which takes non-trivial efforts and CPU time
to finish and thus makes the runtime of preprocessing non-
negligible (compared to the LU factorization time). However,
with an average speed-up ratio of 8804.1 (arithmetic average)
or 3145.8 (geometric mean), the proposed new method is able
to reduce the preprocessing runtime back into the similar time
frame of the preprocessing time in the plain left-looking based
method.
The performance of GPU kernel, where all numerical fac-
torization is performed, is then presented in Table I. The
runtime of GLU2.0 is used as the baseline. The speed-up
ratio of the proposed work over [22] is calculated based on its
reported speed-up ratio against GLU2.0 using the same testing
matrices. The runtime measured includes the time completing
memory copy. As can be seen from the table, despite slightly
more levels as reported in Table II, the proposed new GPU
kernel still demonstrates a steady speedup over the kernels
from GLU2.0 and the improved version from [22]. At least
5x speed-up can be observed according to the average value.
Furthermore, more improvement can be expected when it
comes to bigger matrices, starting from circuit 4 with a row
number of 80209. The reason is that the computational tasks
of small matrices are so light that the GPU computational
resources still allow all more parallelizable tasks. On the
other hand, when factorizing larger matrices, the limited GPU
computation power will throttle full parallelization in the GLU.
In these cases, the proposed adaptive kernels can better utilize
the GPU in a better way so that more parallelism and shorter
runtime can be achieved.
To further validate the improvement from the proposed three
modes of kernels, another experiment was conducted, where
either one of the two newly proposed mode (small block mode
and stream mode) is disabled, to show the degradation of
performance without them. The results are listed in Table III.
In case 1, small mode is disabled. While in case 2, stream
mode is disabled. The number of three different types of
levels are also listed. Comparing GLU3.0 with case 1, we
can see that small block mode benefits most matrices except
G3 circuit. Although the number of type A levels is generally
small, small block mode can still lead to decent improvement.
The reason of G3 circuit being slower without small block
mode is probably that the number of blocks assigned in small
block mode is less than optimal because the limitation of (5).
In this case, more warps should be assigned to a block as the
total number of blocks is limited. Then comparing GLU3.0
with case 2, a more significant improvement can be seen from
stream mode. Furthermore, stream mode tend to benefit all
matrices, as the results of GLU3.0 are either much faster
or at worst equivalent. Especially, the improvement is more
significant for large matrices such as ASIC 100ks and Raj1.
In Section III-B, we mentioned that stream mode starts
when level size decreases to 16. This number is also selected
based on experiment. The results can be found in Figure 11.
For the purpose of making the figure more clear, instead of
using all matrices used in previous experiments, only the ones
that benefit significantly from stream mode are selected. In the
figure, N stands for the threshold of level size where stream
mode begins, and the values plotted are GPU kernel runtimes
with different N compared with that with N = 5. It can be
seen that the runtime keeps reducing until N = 16. Except
9TABLE I
GPU KERNEL RUNTIMES OF GLU3.0 VS PREVIOUS WORKS
Matrix Number of rows nz nnz
GPU time (ms)
GLU2.0 [21]
GLU3.0 speed-up speed-up
(this work) over [21] over [22]
rajat12 1879 12926 13948 2.44883 2.237 1.1 1.0
circuit 2 4510 21199 32671 8.36301 4.144 2.0 1.9
memplus 17758 126150 126152 6.90432 6.672 1.0 0.9
rajat27 20640 99777 143438 23.8673 10.539 2.3 2.0
onetone2 36057 227628 1306245 550.598 60.964 9.0 8.3
rajat15 37261 443573 1697198 458.611 71.135 6.4 6.1
rajat26 51032 249302 343497 104.12 32.366 3.2 4.2
circuit 4 80209 307604 438628 394.995 68.944 5.7 9.1
rajat20 86916 605045 2204552 2538.24 241.822 10.5 8.8
ASIC 100ks 99190 578890 3638758 2652.79 215.493 12.3 14.1
hcircuit 105676 513072 630666 243.846 46.996 5.2 9.5
Raj1 263743 1302464 7287722 7969.05 845.189 9.4 8.7
ASIC 320ks 321671 1827807 4838825 5632.8 216.517 26.0 21.3
ASIC 680ks 682712 2329176 4957172 11771.7 210.697 55.9 18.4
G3 circuit 1585478 4623152 36699336 38780.9 878.153 44.2 8.2
Arithmetic mean 13.0 7.1
Geometric mean 6.7 4.8
TABLE II
EXPERIMENTAL RESULTS OF LEVELIZATION ON TEST MATRICES, WHERE
nz STANDS FOR NUMBER OF NONZEROS BEFORE FILL-IN, AND nnz
STANDS FOR NUMBER OF NONZEROS AFTER FILL-IN
Matrix
Number of levels Levelization Time (ms)
GLU2.0 this work GLU2.0 this work speed-up
rajat12 37 39 3.048 0.035 87.1
circuit 2 101 102 17.187 0.074 232.3
memplus 147 147 345.568 0.234 1476.8
rajat27 123 125 272.216 0.32 850.7
onetone2 1213 1213 4009.51 1.589 2523.3
rajat15 968 968 3680.02 2.224 1654.7
rajat26 157 158 1703.92 0.711 2396.5
circuit 4 228 229 5053.39 0.944 5353.2
rajat20 1216 1219 15931.2 3.389 4700.9
ASIC 100ks 1626 1626 36388.8 5.301 6864.5
hcircuit 144 145 6122.57 1.206 5076.8
Raj1 1594 1595 56580.9 11.102 5096.5
ASIC 320ks 1669 1669 168979 8.573 19710.6
ASIC 680ks 1450 1450 530478 10.642 49847.6
G3 circuit 652 688 1741860 66.508 26190.2
Arithmetic mean 8804.1
Geometric mean 3145.8
matrix Raj1, experiments with all other matrices show slower
or equivalent results for larger N , which proves that N = 16
is a good choice.
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Fig. 11. Performance of GPU kernel with different stream mode threshold
settings
TABLE III
GPU KERNEL RUNTIMES WITHOUT ENABLING ALL 3 KERNEL MODES.
SMALL BLOCK MODE IS DISABLED IN CASE 1, AND STREAM MODE IS
DISABLED IN CASE 2.
Matrix
GPU time (ms) Level distribution
GLU3.0 Case 1 Case 2 A B C
rajat12 2.237 2.776 2.158 2 4 33
circuit 2 4.144 4.871 4.650 1 10 91
memplus 6.672 9.364 7.187 4 3 140
rajat27 10.539 13.069 10.665 6 23 96
onetone2 60.964 66.126 173.863 14 33 1166
rajat15 71.135 82.677 163.947 11 96 861
rajat26 32.366 43.697 35.330 8 36 114
circuit 4 68.944 170.49 103.515 7 9 213
rajat20 241.822 571.95 1019.12 11 41 1167
ASIC 100ks 215.493 246.84 1047.78 13 56 1557
hcircuit 46.996 59.103 47.761 10 14 121
Raj1 845.189 2611.12 2115 29 223 1343
ASIC 320ks 216.517 311.778 1094.78 14 50 1605
ASIC 680ks 210.697 279.784 721.589 14 55 1381
G3 circuit 878.153 783.592 877.444 104 327 257
V. CONCLUSION
We have proposed a new sparse LU solver on GPUs for
circuit simulation and more general scientific computing. The
new sparse LU solver, called GLU3.0 consists of two main
contributions: First we introduced a more efficient double-U
dependency detection algorithm. Second, we developed three
different kernel operation modes based on different number of
columns in a level, as the LU factorization progresses. They
enable the new GLU to dynamically allocate GPU blocks
based on the number of columns in level to better balance
the computing demands and resources in GLU during the LU
factorization process. Numerical results on the set of typical
circuit matrices from University of Florida Sparse Matrix
Collection (UFL) have shown that the GLU3.0 can deliver
2-3 orders of magnitude speedup over GLU2.0 for the data
dependency detection. Furthermore, GLU3.0 achieves 13.0 ×
(arithmetic mean) and 6.7 × (geometric mean) speedup over
GLU2.0 and 7.1 × (arithmetic mean) and 4.8 × (geometric
mean) over recent proposed enhanced GLU2.0 sparse LU
solver on the same set of circuit matrices.
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